

EVENT# 對接pull-H +1.2V (FP6 CRB)

RESET# only 對接 (FP6 CRB)


+1.2V


R0401 1 2 1K0hm

20200509 mount R0403




CPU\_GND








## CPU\_Power



## RX Side

## TX Side





Project Name

GA503QS

Rev

1.0

**Title :** PD\_TPS65993AC

Size

Custom

**Dept.:** ASUSTeK COMPUTER INC.

**Engineer:** Design IP

Date: Tuesday, October 13, 2020

Sheet 12 of 104





Figure 57. CLK Routing Model (DDR4 x16 DRAM Down)

The termination component values for MA\_CLK are listed in Table 40.

Table 40. Component Table—DDR4 x16 CLK Termination

Ref	Value	Tolerance	Package	Comments
R <sub>TT</sub>	39Ω	5%	0402	CLK termination
C <sub>TT</sub>	0.1 μF	5%	0402	CLK termination to VSS or VDDIO_MEM_S3. CLK termination must match the CLK reference plane.



Clock Pull up power change from +0.6V to +1.2V (CFL PDG) 20820601




Figure 58. ADD/CMD/CTL Routing Model (DDR4 x16 DRAM Down)


The termination component values for ADD/CMD/CTL are listed in Table 42.

Table 42. Component Table—DDR4 x16 ADD/CMD/CTL Termination

Ref	Value	Tolerance	Package	Comments
R <sub>TT</sub>	39Ω	5%	0402	ADD/CMD/CTL termination to VTT

<Core Design>


Title			
<Title>			
Size	Document Number		Rev
A	GA503QS		<RevCode>
Date:	Tuesday, October 13, 2020	Sheet	15 of 104



<Variant Name>


Title			
<Title>			
Size	Document Number		Rev
A	GA503QS		<RevCode>
Date:	Tuesday, October 13, 2020	Sheet	17 of 104

Figure 4-24. CFL-H DDR4 x8 Memory Down V<sub>REF-CA</sub> Overview




Memory Down Vref

Figure 4-22. CFL-H DDR4 SO-DIMM V<sub>REF-CA</sub> Overview






SO-DIMM1 Vref









PCIE CLK P/N  
後端記得預留0 ohm

GPU  
LAN  
Card Reader  
SSD1  
SSD2  
WLAN



LPC




SPI




teknisi-indonesia


design guide pull high



WLAN\_SUS\_CLK Update



<Variant Name>

		Project Name	Rev
		<b>GA503QS</b>	<b>1.0</b>
<b>Title :</b> <b>DIM_CA/DQ Voltage</b>			
Size <b>B</b>	<b>Dept.:</b> <b>ASUSTeK COMPUTER</b> <b>Engineer:</b> <b>EE</b>		
Date: <b>Tuesday, October 13, 2020</b>		Sheet	<b>19</b> of <b>104</b>

PM Bus ADDRESS :	
<b>PM Bus Address</b>	
PM Bus Address	PM Bus Address
00-0000 A(0)	Adm
00-0000 B(0)	Adm
00-0000 K(1)	Adm
00-0000 K(1)	Adm
<b>MC Number (00001)</b>	<b>MC Bus Address</b>
MC Bus Address	
0000 000 - 000000 sensor	000, 000
CPU Thermal Sensor	000
0000 000 - 000000	000, 000
AD_CONVERT	000
GPU (Thermometer sensor)	000
PM0/Thermometer sensor	000, 000, 000, 000, 000

USB3.0/PCIE/SATA Setting		
1	USB3#1	
2	USB3#2	
3	USB3#3	USB Host1
4	USB3#4	
5	USB3#5	USB Host3
6	USB3#6	USB Host4
7	USB3#7	Card Reader
8	SCSI#0	

USB2.0 Setting	
1	USB#1
2	USB#2
3	USB#3 USB Host1
4	USB#4
5	USB#5 USB Host3
6	USB#6 USB Host4
7	USB#7 Card Reader
8	SCSI#0


17	PCID001		9	000009	Camera
18	PCID004		10	000010	R-Ray
19	PCID005		11	000011	
20	PCID006	Thundervault v4	12	000012	Yield 104
21	PCID007		13	000013	200
22	PCID008		14	000014	90
23	PCID010				
24	PCID011	PCID3.0 x 4 000			
25	PCID012				
26	PCID013 (DATA001)	DATA 000			
27	PCID014 (DATA001)				
28	PCID015	ISAM			
29	PCID016	WAVE_12AC			
30	PCID017				
31	PCID018				
32	PCID019	PCID3.0 x 4 000			

[illegible][illegible]




14	PC12-1, 1008	PC12-1, 1008	PC12-1, 1008
15	PC12-1, 1008	PC12-1, 1008	PC12-1, 1008
16	PC12-1, 1008, 1009, 1010	PC12-1, 1008, 1009, 1010	PC12-1, 1008, 1009, 1010
17	PC12-1, 1008, 1009, 1010	PC12-1, 1008, 1009, 1010	PC12-1, 1008, 1009, 1010
18	PC12-1, 1008, 1009, 1010	PC12-1, 1008, 1009, 1010	PC12-1, 1008, 1009, 1010
19	PC12-1, 1008, 1009, 1010	PC12-1, 1008, 1009, 1010	PC12-1, 1008, 1009, 1010
20	PC12-1, 1008, 1009, 1010	PC12-1, 1008, 1009, 1010	PC12-1, 1008, 1009, 1010
21	PC12-1, 1008, 1009, 1010	PC12-1, 1008, 1009, 1010	PC12-1, 1008, 1009, 1010
22	PC12-1, 1008, 1009, 1010	PC12-1, 1008, 1009, 1010	PC12-1, 1008, 1009, 1010
23	PC12-1, 1008, 1009, 1010	PC12-1, 1008, 1009, 1010	PC12-1, 1008, 1009, 1010
24	PC12-1, 1008, 1009, 1010	PC12-1, 1008, 1009, 1010	PC12-1, 1008, 1009, 1010
25	PC12-1, 1008, 1009, 1010	PC12-1, 1008, 1009, 1010	PC12-1, 1008, 1009, 1010
26	PC12-1, 1008, 1009, 1010	PC12-1, 1008, 1009, 1010	PC12-1, 1008, 1009, 1010
27	PC12-1, 1008, 1009, 1010	PC12-1, 1008, 1009, 1010	PC12-1, 1008, 1009, 1010
28	PC12-1, 1008, 1009, 1010	PC12-1, 1008, 1009, 1010	PC12-1, 1008, 1009, 1010
29	PC12-1, 1008, 1009, 1010	PC12-1, 1008, 1009, 1010	PC12-1, 1008, 1009, 1010
30	PC12-1, 1008, 1009, 1010	PC12-1, 1008, 1009, 1010	PC12-1, 1008, 1009, 1010

Project Name: **ASUS** GA503QS  
 Title : **CPL-II: System Setting, R1.10**










CPU\_CAP



+1.2V PI 模擬後的修改 total 5 close to CPU



If the VSS plane is cut to create a VDDIO\_MEM\_S3 plane, ceramic capacitors with NPO or C0G dielectric are connected across the VDDIO\_MEM\_S3 and VSS plane split.



Title			
<Title>			
Size	Document Number		Rev
A	GA503QS		<RevCode>
Date:	Tuesday, October 13, 2020	Sheet	20 of 104

Title			
<Title>			
Size	Document Number		Rev
A	GA503QS		<RevCode>
Date:	Tuesday, October 13, 2020	Sheet	23 of 104

Title			
<Title>			
Size	Document Number		Rev
A	GA503QS		<RevCode>
Date:	Tuesday, October 13, 2020	Sheet	24 of 104

Title			
<Title>			
Size	Document Number		Rev
A	GA503QS		<RevCode>
Date:	Tuesday, October 13, 2020	Sheet	26 of 104





Project Name

GA503QS

Rev

2.0

**Title :** USB3.1 TYPE-C+TI 1046A

Size

Custom


**Dept.:** ASUSTeK COMPUTER INC. NB1 **Engineer:** Design IP

Date: Tuesday, October 13, 2020


Sheet 11 of 104

Title			
<Title>			
Size	Document Number		Rev
A	GA503QS		<RevCode>
Date:	Tuesday, October 13, 2020	Sheet	29 of 104


DQS0-DQS1(DQ0-DQ15)




Close U1401




DQS2-DQS3(DQ16-DQ31)




Close U1402




DQS4-DQS5(DQ32-DQ47)




Close U1403



DQS6-DQS7(DQ48-DQ63)





Close U1404



X16 DDP

7	8	9
UDQS_c	VSSQ	VDDQ
UDQS_t	UDQ1	VDD
UDQ3	UDQ5	VSSQ
UDQ7	VSSQ	VDDQ
LDM_n/LDBI_n	VSSQ	UZQ
LDQ1	VDDQ	LZQ
VDD	VSS	VDDQ
LDQ3	LDQ5	VSSQ
LDQ7	VDDQ	VDD
CK_t	CK_c	VSS
CS_n	RAS_n/A16	VDD
A12/BC_n	CAS_n/A15	BG1
A3	BA1	TEN
A1	A5	ALERT_n
A9	A7	VPP
VSS	A13	VDD

X16 SDP

R1418 1.5K -> 1K (FPG PR sample)  
@20191119F

## CHANNEL A and B

MEM VREFCA	Vref Source	Connected to the center of a 50% VDDIO voltage divider network, comprised of:	2	1 k	Ω	1%
VDDIO <sup>1</sup>	Channel A and B Decoupling	Ceramic capacitors connected to VSS.	36	0.22	μF	0402
VTT <sup>1</sup>		Ceramic capacitors connected to VSS and VDDIO.	20	0.22	μF	0402
VREF_CA <sup>1</sup>		Ceramic capacitors connected to VDDIO.	4	0.1	μF	0402

Note: 1. Double the capacitor quantity for DRs16 configuration.

# Keyboard Connector (GU503)

The diagram illustrates the pin configuration for the Keyboard Connector (GU503). It shows two main connector sections: SIDE2 (pins 34 to 32) and SIDE1 (pins 33 to 31). The FPC\_CON\_32P connector is also shown with pins 3 to 1. The +5VBUS supply is connected to pin 32 and pin 1 of R3101. A 0.1uF/16V capacitor (C3120) is connected between +5VBUS and GND. The K5\_5V signal is connected to pin 31. The 0Ohm resistor is connected between pin 32 and pin 1 of R3101. The CAP\_LED\_CON# signal is connected to pin 2 of R3101. The K5Q[15:0] and K5Q[7:0] signals are connected to pins 35 and 36 respectively. The Gaming\_center#, Mic\_mute#, Volume\_up#, and Volume\_down# signals are connected to pins 35 and 36 respectively. The GND connection is shown at the bottom right.

**Pin Connections:**

- SIDE2 (Pin 34):** K5\_5V
- SIDE2 (Pin 32):** +5VBUS
- SIDE2 (Pin 31):** K5Q[15:0]
- SIDE2 (Pin 30):** K5Q[14:0]
- SIDE2 (Pin 29):** K5Q[13:0]
- SIDE2 (Pin 28):** K5Q[12:0]
- SIDE2 (Pin 27):** K5Q[11:0]
- SIDE2 (Pin 26):** K5Q[10:0]
- SIDE2 (Pin 25):** K5Q[9:0]
- SIDE2 (Pin 24):** K5Q[8:0]
- SIDE2 (Pin 23):** K5Q[7:0]
- SIDE2 (Pin 22):** K5Q[6:0]
- SIDE2 (Pin 21):** K5Q[5:0]
- SIDE2 (Pin 20):** K5Q[4:0]
- SIDE2 (Pin 19):** K5Q[3:0]
- SIDE2 (Pin 18):** K5Q[2:0]
- SIDE2 (Pin 17):** K5Q[1:0]
- SIDE2 (Pin 16):** K5Q[0:0]
- SIDE2 (Pin 15):** K5Q[0:0]
- SIDE2 (Pin 14):** K5Q[0:0]
- SIDE2 (Pin 13):** K5Q[0:0]
- SIDE2 (Pin 12):** K5Q[0:0]
- SIDE2 (Pin 11):** K5Q[0:0]
- SIDE2 (Pin 10):** K5Q[0:0]
- SIDE2 (Pin 9):** K5Q[0:0]
- SIDE2 (Pin 8):** K5Q[0:0]
- SIDE2 (Pin 7):** K5Q[0:0]
- SIDE2 (Pin 6):** K5Q[0:0]
- SIDE2 (Pin 5):** K5Q[0:0]
- SIDE2 (Pin 4):** K5Q[0:0]
- SIDE2 (Pin 3):** K5Q[0:0]
- SIDE2 (Pin 2):** K5Q[0:0]
- SIDE2 (Pin 1):** K5Q[0:0]
- SIDE1 (Pin 33):** GND
- FPC\_CON\_32P (Pin 3):** Gaming\_center#
- FPC\_CON\_32P (Pin 2):** Mic\_mute#
- FPC\_CON\_32P (Pin 1):** Volume\_up#
- FPC\_CON\_32P (Pin 0):** Volume\_down#

**Component Values:**

- C3120: 0.1uF/16V
- R3101: 0Ohm

**Signal Names:**

- K5\_5V
- K5Q[15:0]
- K5Q[14:0]
- K5Q[13:0]
- K5Q[12:0]
- K5Q[11:0]
- K5Q[10:0]
- K5Q[9:0]
- K5Q[8:0]
- K5Q[7:0]
- K5Q[6:0]
- K5Q[5:0]
- K5Q[4:0]
- K5Q[3:0]
- K5Q[2:0]
- K5Q[1:0]
- K5Q[0:0]
- Gaming\_center#
- Mic\_mute#
- Volume\_up#
- Volume\_down#

**Part Numbers:**

- 12018-00620100

# For EMI

The diagram illustrates a 10-channel EMI filter assembly. It consists of five differential mode filters (D3102, D3101, D3104, D3105, D3106) and five common mode filters (AZ2115-05C). The assembly is connected to a common ground (GND) and various signal lines labeled KSO1 through KSO15. A table on the right lists the component values for the filter capacitors.

Component	Value
C3163	4700PF/50V
C3164	4700PF/50V
C3166	4700PF/50V
C3165	4700PF/50V

# Keyboard Backlight

## WHITE

5V5\_LED\_KB

KB\_LED\_PIN8

KB\_LED\_PIN7

KB\_LED\_PIN5

KB\_LED\_PIN4

FPC\_CON\_8P

8

7

6

5

4

3

2

1

10

9

SIDE2

SIDE1

12018-00210800

GND

35 LED\_PWM8

35 LED\_PWM8\_WHITE

35 LED\_PWM8

LED\_PWM8\_WHITE

R3104

R3105

R3106

R3107

R3108

1

1

1

1

1

1

2

2

2

2

2

2

00hm

00hm

00hm

00hm

00hm



00hm

KB\_LED\_PIN4




KB\_LED\_PIN5

KB\_LED\_PIN7

KB\_LED\_PIN8



	White	RGB
R3104	@	N/A
R3106	N/A	@
R3107	@	N/A
R3108	N/A	@




	White	RGB
PIN 8	White	NC
PIN 7	White	NC
PIN 6	White	Cathode LED1 Green
PIN 5	White	Cathode LED1 Red
PIN 4	NC	Cathode LED1 Blue
PIN 3	VCC	VCC Blue
PIN 2	VCC	VCC Red
PIN 1	VCC	VCC Green

Modern standby project should use Silego solution for EC/RTC reset (Microsoft hardware requirements)

6.6.2 Power button behavior

<https://docs.microsoft.com/en-us/windows-hardware/design/minimum/minimum-hardware-requirements-overview#section-60---shared-minimum-hardware-requirements-for-components>  
UX362FA R1.3 board will verify this circuit 7/E



<Variant Name>




<b>Main Board</b>
-------------------




Memory Configuration	Power Domain	Decoupling Location	Qty x $\mu$ F (size)	Note
DDR4 2 Channels SODIMM <b>1DPC</b>	VDDQ	4 near each side of the DIMM connector close to VDD pins	16x 10 $\mu$ F (0603)	
		4 near each side of the DIMM connector close to VDD pins	16x 1 $\mu$ F (0402)	
		1 placeholder	1x 330 $\mu$ F (7343)	
	VTT	Placed on VTT plane close to DIMM, 1 cap stuffed, 1 placeholder	2x 10 $\mu$ F (0603)	
		Placed on VTT plane close to DIMM	4x 1 $\mu$ F (0402)	
	VPP	DIMM Pin side, 1 per DIMM	2x 10 $\mu$ F (0603)	
		DIMM Pin side, 1 per DIMM	2x 1 $\mu$ F (0402)	
	VDDSPD	Place close to DIMM	2x 0.1 $\mu$ F (0402)	
		Place close to DIMM	2x 2.2 $\mu$ F (0402)	

DDR4 - 2666MHz (8G)  
1st : Hynix - 03A08-00051400  
2nd : Samsung - 03A08-00051300  
DDR4 - 2666MHz (16G)  
1st : Hynix - 03A08-00061400  
2nd : Samsung - 03A08-00061500





www.teknisi-indonesia.com




D3401, D3402 ESD Diode

1st Source: P/N:07024-00200200 AMAZING/AZC099-04SP.R7G


2nd Source: P/N:07024-00710000 NXP/PUSB2X4D



Place near chassis GND




LAN Connector







## Nkey\_Power




## +3vA\_Q2W\_NKeyPWR




## +SVA\_DSW\_NKeyPWR



100





## RGB PWM




For ESD



IT8259E-248A/CX  
P/N: 06037-00430000




## \*\*\* POWER



## \*\*\* SINGAL

### \*\* PCH Control




### \*\* EC Control




### \*\* Jack Control



### \*\*\* To EXT. Amp.




### \*\* Headset Connection




### \*\*\* Tweeter AMP CONN Connection




## \*\* PWR DISTRIBUTION (ANALOG)




## \*\* PWR DISTRIBUTION (DIGITAL)




## \*\* Codec









## \*\* EXT. AMP Connection



## \*\* Tweeter AMP CONN. (GU502)



<Core Design>



<Variant Name>

Title			
<Title>			
Size	Document Number		Rev
A	GA503QS		<RevCode>
Date:	Tuesday, October 13, 2020	Sheet	22 of 104

Title			
<Title>			
Size	Document Number		Rev
A	GA503QS		<RevCode>
Date:	Tuesday, October 13, 2020	Sheet	25 of 104

<Variant Name>

Title

<Title>

Size

B

Document Number

GA503QS

Rev

<RevCode>

Date:

Tuesday, October 13, 2020

Sheet

27

of

104

## \*\*\* POWER




## \*\*\* SINGAL

\*\* Line to Codec [36]



\*\* Headset from Codec [36]



\*\* Control Pin from Codec [36]




\*\* Control Pin from APU [7]



## \*\* Headset and Line


\*\* Line Signal from Codec [36]



\*\* Headset Signal from Codec [36]

## \*\* Jack and MIC


\*\* VBIAS Voltage from Codec [36]




## \*\* TVS

\*\* APU GPIO [7]

\*\* Codec Control [36]




## \*\* A\_GND / GND




## \*\* TVS

HP & MIC Connector





HP ESD Protect



## EXTERNAL MICROPHONE



<b>ASUS</b>		Project Name	Rev
GA503QS			R1.2
Title : AUD_EXT Jack			
Size	Dept.: ASUS&K COMPUTER INC.	Engineer:	EE
B	Date: Tuesday, October 13, 2020	Sheet	37 of 104



NKEY\_預留0 OHM對接

EC\_PU +3VA


APU I2C3\_PU +3VSUS

DDR4 SO-DIMM\_對接

EC (SMB3)

Type-C PD


Slave charger



GPU sensor  
VRAM sensor  
CPU sensor  
HDMI\_預留

Audio AMP



		<b>Title :</b> <b>Aud_HP Jack, MIC</b>	
<b>ASUSTeK COMPUTER INC. NB1</b>		<b>Engineer:</b> <b>EE</b>	
<b>Size</b>  <b>Custom</b>	<b>Project Name</b>  <b>GA503QS</b>		<b>Rev</b>  <b>1.0</b>
<b>Date:</b> <b>Tuesday, October 13, 2020</b>		<b>Sheet</b> <b>38</b> <b>of</b> <b>104</b>	

The diagram consists of three horizontal timelines, each starting with a red circle on the left. The first timeline is labeled 'AC\_BAT\_SYS' in red text above the circle and 'AC\_BAT\_SYS' in black text on the line. The second timeline is labeled '+1.8VSUS' in red text above the circle and '+1.8VSUS' in black text on the line. The third timeline is labeled '+3VSUS' in red text above the circle and '+3VSUS' in black text on the line.

28 SMB3\_CLK\_AMP  SMB3\_CLK\_AMP

28 SMB3\_DAT\_AMP  SMB3\_DAT\_AMP

AC\_BAT\_SYS

+PVDD\_AMP




R3901 1 0.603 2 @

R3931 1 0.603 2 @

CE3901 150UF/25V @

1.5V

GND





	ADR_AMP (SPK)	Address 8bit
Main (N.C.)	Open	0x9A
Second	Short	0x98

36 H\_SPK2L+\_CON



36 H\_SPK2L-\_CON

36 H\_SPK2R+\_CON


36 H\_SPK2R+\_CON



# EC Chip - IT8225



VCC => +3V3 system power ; LDC  
VSTBY=>+3VA\_EC ; Power supply of EC power



for load code









Table 1. TMUX1101 Truth table

SEL	SWITCH STATE
0	OFF (Hi-Z)
1	ON

Table 2. TMUX1102 Truth table

SEL	SWITCH STATE
0	ON
1	OFF (Hi-Z)



Copyright Notice




lane 11

lane 10




lane 9

lane 8


3 PCIe\_SSD1\_RXN11  
3 PCIe\_SSD1\_RXP11  
3 PCIe\_SSD1\_TXN11  
3 PCIe\_SSD1\_TXP11  
3 PCIe\_SSD1\_RXN10  
3 PCIe\_SSD1\_RXP10  
3 PCIe\_SSD1\_TXN10  
3 PCIe\_SSD1\_TXP10  
3 PCIe\_SSD1\_RXN9  
3 PCIe\_SSD1\_RXP9  
3 PCIe\_SSD1\_TXN9  
3 PCIe\_SSD1\_TXP9  
3 PCIe\_SSD1\_RXN8  
3 PCIe\_SSD1\_RXP8  
3 PCIe\_SSD1\_TXN8  
3 PCIe\_SSD1\_TXP8  
8 PCIe\_SSD1\_CLKN  
8 PCIe\_SSD1\_CLKP



New PN : 12003-00079400




HW\_Control NGFF Device Sleep




HDMI Switch


LPC Debug Port



Flash BIOS




HDT + UART Debug




<Core Design>

## eDP from CPU



## eDP BL\_EN/BL\_PWM




### LCD Power switch





**MIC**




### Panel BL Power




## ESD Protection



**eDP Panel Conn.**



### For EMI







Project Name

**GA503QS**

Rev

1.0

**Title :**     **ANT**

Size

**C**

**Dept.:**     **ASUSTeK COMPUTER**

**Engineer:**     **EE**

Date: **Tuesday, October 13, 2020**

Sheet           **49**           of           **104**

**ALERT/SDA/SCL:** Open-drain output; pullup resistor 5Kohm

ALERT/SDA/SCL: Open-drain output; pullup resistor 5Kohm

**Pin function Supply voltage:** 1.62 V to 3.6 V



SMBUS addr=10010000 (90)



SMBUS addr=10010001 (92)




SMBUS addr=10010010 (94)



SMBUS addr=10010010 (96)

**Note : connector and power are by project design**





## USB3.2 Port 0







Table 4.1 4-level Control Pin Settings

Setting Level	Connecting Condition
0	Tx to GND
R	The 68K $\Omega$ to GND
F	Float (Leave open)
I	Tx to VDD


## USB3.0 EMI-Protection




## USB3.2 Gen 2\_Port0




## USB3.0 ESD-Protection






## USB2.0 ESD-Protection



## USB2.0 EMI-Protection With ECMF(PCB 1.05mm\_10Layer)




## USB3.2 Port 1




## USB3.2 Gen 2\_Port1


## USB3.0 EMI-Protection




## USB3.0 ESD-Protection



## USB2.0 ESD-Protection



## USB2.0 EMI-Protection With ECMF(PCB 1.05mm\_10Layer)



## < Fine tune table for Pericom (One port Gen2) >

< EQ table for Pericom 1002B >

EQ[A-B]	Gen 1 @5.0Gbps[0dB]	Gen 2 @5.0Gbps[0dB]
0 : 0 $\Omega$ to GND	5.1	10.9
R : Res to GND	1.9	6.7
F : Leave Open	5.5(Default)	6.5(Default)
I : 0 $\Omega$ to VDD	6.8	13.5

Note : With internal 100kohm pull-up Res and 100kohm pull-down Resistor.  
Res : 0kohm

< FG table for Pericom 1002B >

FG[A-B]	Flat Gain [dB]
0 : 0 $\Omega$ to GND	-3.0
R : Res to GND	-1.5
F : Leave Open	0 (Default)
I : 0 $\Omega$ to VDD	+2.0


< SW table for Pericom 1002B >

SW[A-B]	Output Linear Setting [dB]
0 : 0 $\Omega$ to GND	800
R : Res to GND	1200
F : Leave Open	1000 (Default)
I : 0 $\Omega$ to VDD	1200


< Channel / Receiver setting for Pericom 1002B >

Setting	Channel Enable [IN]	Receiver Detection [RCDET_IN]
0 : 0 $\Omega$ to GND	Disable	Disable
1 : 0 $\Omega$ to VDD	Enable(Default)	Enable(Default)
Note	With internal 300K pull-up R.	


## PWR LED




## PCIE SSD LED






Charger LED



HALL SENSOR CONN




## OS LED





POWER GOOD DETECTOR

0.95/1.8/3/5vsus


DEEP S3




Power Good



Power Good



www.teknisi-indonesia.com





7,32,33,41,42,53,70

BUF\_PLT\_RST#

58,86

1.2V\_PWRGD



Title : OTH\_EMI

ASUSTeK COMPUTER

Engineer: EE

Size  
B

Project Name

GA503QS

Rev  
1.0


Date: Tuesday, October 13, 2020

Sheet 59 of 104

DC-IN Connector


DC Jack使用請詢用River\_Hsu

New 6 Phi 4 Pin DC\_Jack








J6001	3.4CH	1.55CH
	12033-00020200	12033-00020300

Battery Connector




Note:Battery Connector 正確性與BAT1\_IN\_OC#是否預留!









	W/O I2C ROM	W/ I2C ROM
R4620	4.7K ohm	umount
R4612	1K ohm	1K ohm
R4608	4.7K ohm	umount
R4605	1K ohm	1K ohm





## EC & Slave Charger



Update FW from PCH/APU

PD I2C ROM



		<b>Title :</b> BT_Blueetooth	
ASUSTeK COMPUTER		<b>Engineer:</b> EE	
Size C	Project Name GA503QS		Rev 1.0
Date: Tuesday, October 13, 2020		Sheet 61 of 104	




NOTE 8. PIN ASSIGNMENT (FRONT VIEW)

Pin No.	A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12
	GND	TX1+	TX1-	V <sub>usb</sub>	CC1	D+	D-	SBU1	V <sub>usb</sub>	RX2-	RX2+	GND
Pin No.	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1
	GND	RX1+	RX1-	V <sub>usb</sub>	SBU2	D-	D+	CC2	V <sub>usb</sub>	TX2-	TX2+	GND

NOTE 9. LASER WELD POINTS MAY BE DISCOLORED.




TYPE-C Connector




USB ESD-Protection


USB3.0 ESD-Protection



USB2.0 ESD-Protection





USB EMI-Protection




NOTE 8. PIN ASSIGNMENT (FRONT VIEW)

Pin No.	A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12
	GND	TX1+	TX1-	V <sub>usb</sub>	CC1	D+	D-	SBU1	V <sub>usb</sub>	RX2-	RX2+	GND
Pin No.	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1
	GND	RX1+	RX1-	V <sub>usb</sub>	SBU2	D-	D+	CC2	V <sub>usb</sub>	TX2-	TX2+	GND

NOTE 9. LASER WELD POINTS MAY BE DISCOLORED.




TYPE-C Connector Port B




USB ESD-Protection

USB3.0 ESD-Protection



USB2.0 ESD-Protection






**Title :**        **EC\_BD**

**ASUSTeK COMPUTER**


**Engineer:**                **EE**

Size	Project Name
C	<b>GA503QS</b>


Rev
1.0



## HDMI Active-Level Shift




## HDMI PWR\_+5VS\_HDMI





## HDMI Conn.

## HDMI EMI

LX4801~LX4803、LX4805  
footprint 過大更改為hh\_choke\_4p\_39x49\_mura




## HDMI LDO 1.1VS










			Title :		
ASUSTeK COMPUTER			Engineer: EE		
Size	Project Name				Rev
A	GA503QS				1.0
Date: Tuesday, October 13, 2020			Sheet 66 of 104		





		<b>Title :</b> ME_Screw Hole & Nut	
ASUSTeK COMPUTER		<b>Engineer:</b> EE	
Size  A	Project Name  GA503QS		Rev  1.0
Date: Tuesday, October 13, 2020		Sheet 67 of 104	

		<b>Title :</b> OTH_for test only	
ASUSTeK COMPUTER		<b>Engineer:</b> EE	
Size  A	Project Name  GA503QS		Rev  1.0
Date: Tuesday, October 13, 2020		Sheet 68 of 104	

		<b>Title :</b> I/O_Main board Conn.	
ASUSTeK COMPUTER		<b>Engineer:</b> EE	
Size  A	Project Name  GA503QS		Rev  1.0
Date: Tuesday, October 13, 2020		Sheet 69 of 104	






## Power\_3.3V

for RTD3  
for Layout placement

SD3.0 DDR +3VS\_CR : 99mA(IC)+800mA(Card)=899mA  
SD7.0 +3VS\_CR -TED

Current Limit vs. R<sub>DS(on)</sub> Values

R <sub>DS(on)</sub> (Ω)	Min. Current (Limit) (mA)	Typ. Current (Limit) (mA)	Max. Current (Limit) (mA)
6.8mΩ	2700	3000	3300
7.6mΩ	2430	2700	2970
8.25mΩ	2250	2500	2750
9.53mΩ	1980	2200	2420
10.5kΩ	1800	2000	2200
11.5kΩ	1620	1800	1980
14.3kΩ	1350	1500	1650
17.4kΩ	1080	1200	1320
21kΩ	900	1000	1100



## Power\_3.3V




RTD3	Support	No Support
R4202	Unmount	Mount
R4204	Mount	Unmount




## Power\_1.2V




## Safety




## EMI




## Pull UP





## ESD



## Reset



## PCIe




## Micro SD Connector

USB-11:  
Differential Impedance is 100ohm.  
Differential pair mismatch < 5mil  
Ground gap > 20mil.


12023-00050300

ASUS		Project Name	ASUS G503Qs	Rev	R1.0
Title		CR_GL9755			
Size	Custom	Dept.	ASUSTek COMPUTER INC.	Engineer	TG_Wei
Date:		Tuesday, October 13, 2020	Sheet	42	of 104

Title			
<Title>			
Size	Document Number		Rev
A	GA503QS		<RevCode>
Date:	Tuesday, October 13, 2020	Sheet	54 of 104


			Title :		
ASUSTeK COMPUTER			Engineer: EE		
Size	Project Name				Rev
A	GA503QS				1.0
Date: Tuesday, October 13, 2020			Sheet 55 of 104		







<Core Design>

<b>ASUS</b>		<b>Title :</b> DSG_Discharge	
ASUSTek COMPUTER		Engineer: EE	
Size	Project Name	GA503QS	Rev 1.0
Custom			
Date:	Tuesday, October 13, 2020	Sheet	57 of 104



## HALL SENSOR





		Project Name <b>Mothereship</b>		Rev <b>R1</b>
<b>Title :</b> <b>Power Button_IO_BD</b>				
Size <b>B</b>	<b>Dept.:</b> <b>ASUSTek COMPUTER INC.</b>		<b>Engineer:</b> <b>Gaming RD4 EE1</b>	
Ddate: <b>Tuesday, October 13, 2020</b>			Sheet <b>63</b>	of <b>103</b>

72 FBD\_D[31..0]  
72 FBD\_CMD[52..0]


40 OHM NET  
FBD Partition 31..0  
MF=1 Mirror

72 FBD\_D[63..32]

40 OHM NET  
FBDPartition 64..32  
MF=0 Normal




**MEMORY: GPU FB Partition A**




Source	Chirp	Mapping	with Mode
		Location	Size
		Offset	Offset
		<b>Chirp-Byte 7, 1</b>	<b>Chirp-Byte 8, 9</b>
CM2_0		CM20	CM20.0
CM2_1		CM20.1	CM20.1
CM2_2		CM20.2	CM20.2
CM2_3		CM20.3	CM20.3
CM2_4		CM20.4	CM20.4
CM2_5		CM20.5	CM20.5
CM2_6		CM20.6	CM20.6
CM2_7		CM20.7	CM20.7
CM2_8		CM20.8	CM20.8
CM2_9		CM20.9	CM20.9
CM2_10		CM20.10	CM20.10
CM2_11		CM20.11	CM20.11
CM2_12		CM20.12	CM20.12
CM2_13		CM20.13	CM20.13
CM2_14		CM20.14	CM20.14
CM2_15		CM20.15	CM20.15
CM2_16		CM20.16	CM20.16
CM2_17		CM20.17	CM20.17
CM2_18		CM20.18	CM20.18
CM2_19		CM20.19	CM20.19
CM2_20		CM20.20	CM20.20
CM2_21		CM20.21	CM20.21
CM2_22		CM20.22	CM20.22
CM2_23		CM20.23	CM20.23
CM2_24		CM20.24	CM20.24
CM2_25		CM20.25	CM20.25
CM2_26		CM20.26	CM20.26
CM2_27		CM20.27	CM20.27
CM2_28		CM20.28	CM20.28
CM2_29		CM20.29	CM20.29
CM2_30		CM20.30	CM20.30
CM2_31		CM20.31	CM20.31
CM2_32		CM20.32	CM20.32
CM2_33		CM20.33	CM20.33
CM2_34		CM20.34	CM20.34
CM2_35		CM20.35	CM20.35
CM2_36		CM20.36	CM20.36
CM2_37		CM20.37	CM20.37
CM2_38		CM20.38	CM20.38
CM2_39		CM20.39	CM20.39
CM2_40		CM20.40	CM20.40
CM2_41		CM20.41	CM20.41
CM2_42		CM20.42	CM20.42
CM2_43		CM20.43	CM20.43
CM2_44		CM20.44	CM20.44
CM2_45		CM20.45	CM20.45
CM2_46		CM20.46	CM20.46
CM2_47		CM20.47	CM20.47
CM2_48		CM20.48	CM20.48
CM2_49		CM20.49	CM20.49
CM2_50		CM20.50	CM20.50
CM2_51		CM20.51	CM20.51
CM2_52		CM20.52	CM20.52
CM2_53		CM20.53	CM20.53
CM2_54		CM20.54	CM20.54
CM2_55		CM20.55	CM20.55
CM2_56		CM20.56	CM20.56
CM2_57		CM20.57	CM20.57
CM2_58		CM20.58	CM20.58
CM2_59		CM20.59	CM20.59
CM2_60		CM20.60	CM20.60
CM2_61		CM20.61	CM20.61
CM2_62		CM20.62	CM20.62
CM2_63		CM20.63	CM20.63
CM2_64		CM20.64	CM20.64
CM2_65		CM20.65	CM20.65
CM2_66		CM20.66	CM20.66
CM2_67		CM20.67	CM20.67
CM2_68		CM20.68	CM20.68
CM2_69		CM20.69	CM20.69
CM2_70		CM20.70	CM20.70
CM2_71		CM20.71	CM20.71
CM2_72		CM20.72	CM20.72
CM2_73		CM20.73	CM20.73
CM2_74		CM20.74	CM20.74
CM2_75		CM20.75	CM20.75
CM2_76		CM20.76	CM20.76
CM2_77		CM20.77	CM20.77
CM2_78		CM20.78	CM20.78
CM2_79		CM20.79	CM20.79
CM2_80		CM20.80	CM20.80
CM2_81		CM20.81	CM20.81
CM2_82		CM20.82	CM20.82
CM2_83		CM20.83	CM20.83
CM2			


**MEMORY: GPU FB Partition B**




**MEMORY: GPU FB Partition D**




**MEMORY: GPU FB Partition C**







teknisi-indonesia




<Variant Name>

Project Name		Rev
GA503QS		R1.0
Title : PW_+0.75VSUS		
Size	Dept.: NB Power team	Engineer: CS Lin
A3	Date: Tuesday, October 13, 2020	Sheet 83 of 104






PT840\* 請放置 PU8401旁;並請放置Trace 上!




PT840\* 請放置 PU8401旁;並請放置Trace 上!



		Project Name <b>GA503QS</b>	Rev <b>R1.0</b>
<b>Title :</b> <b>PW_+1.8VSUS</b>			
Size <b>A4</b>	<b>Dept.:</b> <b>NB Power team</b>		<b>Engineer:</b> <b>Power RD</b>
Date: <b>Tuesday, October 13, 2020</b>		Sheet <b>84</b> of <b>103</b>	



+1.2V / +VTT / +2.5V[For Memory]





teknisi-indonesia

Imax= 10.59A  
OCP= 15A  
+1.2V

uP9030 ILM/LPM Setting 對應表


ILIM PIN	LPM	LIMIT Current
GND	Off	3A
1M to GND	Off	5A
Float/VDD	On	8A







Cont1 = 6A  
max Rds,on = 20m Ohm













teknisi-indonesia

Runer 45W: TDC = 58A / EDC = 96A  
 max loadstep = 58A  
 Casima 45W: TDC = 58A / EDC = 118A  
 max load step = 58A  
 LL = 8.7m



Runer 45W: TDC = 15A / EDC = 25A  
 max loadstep = 15A  
 Casima 45W: TDC = 15A / EDC = 25A  
 max load step = 15A  
 LL = 2.5m




	SIC638CD-V1-Q83-U 07035-00230000	SIC654CD-V1-Q83 07035-00330100
Pin 3	VCCIN	NC
#P8102, #P8106, #P8110, #P8115, #P8119	880 10M 1/10W (0402) 1% 100312180014010	880 18 0W 1/10W(0403) 1% 100213100113030
#P8103, #P8108, #P8113, #P8111, #P8123	MLCC: 2.200F/6.3V (0402) 55A 25V 110232222525320	880 18 0W 1/10W(0403) 1% 100213100113030
Pin 29	VBWV	VCC
#P8102, #P8107, #P8112, #P8104, #P8122	MLCC: 2.200F/6.3V (0402) 55A 25V 110232222525320	MLCC: 2.200F/6.3V (0402) 55A 25V 110232222525320
Pin 6	NC	VIN_5
#P8121, #P8122, #P8123, #P8124, #P8125	880 10K 0W 1/10W(0403) 1% 990	880 18 0W 1/10W(0403) 1% 100213100113030











Address	0x70	0x71	0x72	0x73	0x74	0x75	0x76	0x77	0x78
0x100	00	0.00	00	0.00	0.00	0.00	0.00	0.00	00

Register Address							
Address	DATA	DATA	DATA	DATA	DATA	DATA	DATA
0x0	0	0	0	0	0	0	0
0x10000000	Temp. = 0x00000000			Normalized Temp. = 0x00000000			0x00000000 0x00000000 0x00000000










HTC	OML	TEL
CH15	PD in port B	PD in port B
CH16	Slave Charger	Slave Charger
CH17	1.9VDD2	1.9VDD2
CH18	VDD25	VDD25
CH19	VDD_50M	VDD_50M
CH20	1.0VDD10	1.0VDD10
CH21	1.2V	1.2V
CH22	FWDDQ2	FWDDQ2
CH23	FWDDQ1	FWDDQ1
CH24	VDD	ACD_PCB
CH25	VDD	ACD_CPU
CH26	VDD25B	VDD25B
CH27	AC_FET	AC_FET
CH28	PD in port A	PD in port A
CH29	Charging Mux	Charging Mux

HTC	AME
CR15	PD in port A
CR14	Slave Charger
CR13	1.8VDD2
CR12	1VDD2
CR11	3VDD2
CR10	0.75VDD2
CR9	1.2V
CR8	FWDDQ
CR7	WVDD
CR6	VDDCR_SOC
CR5	PWK_VDD
CR4	VDDCR_VDD
CR3	AC_FK1
CR2	PD in port A
CR1	Charger_Mon



Title			
<Title>			
Size	Document Number		Rev
A3	GA503QS		<RevCode>
Date:	Tuesday, October 13, 2020	Sheet	82 of 104





DVS Setting		
MEM_VDD_CTL	H	L
Voltage	1.35V	1.25V
PS9404	1.0KOhm	
PS9409	21.5KOhm	
PS9423	75KOhm	

DVS Setting		
MDM_VDD_CTL	H	L
Voltage	1.35V	1.2V
PS9404	1.000mA	
PS9409	21.500mA	
PS9423	53.400mA	

DVS Setting		
MDM_VDD_CTL	H	L
Voltage	1.25V	1.2V
PS9404	1000ma	
PS9409	17.800ma	
PS9423	14000ma	


Fixed Vout		
#	PS9403/PS9423/PQ9401 PS9402/PS9414	
Voltage	1.25V	1.2V
PS9404	1.0KOhm	
PS9409	16.9KOhm	15.4KOhm
	15KOhm	



GN20-E7 Max Q = 36A / 41A  
OCP= 60A

Dual-N PCB FOOTPRINT = nbs\_powerpak\_7p\_14x\_002 (H = 0.8mm)


# +3VA\_SW / +5VSUS [System Power]




請 check 整份線路 +12VSUS total 並聯對地電阻不得小於10kOhm

Adaptor Mode (IMVP8)									
	S0	C5	S3	D53	S4	S5	S5 with USB Charger+		
PS_ON	1	-	1	-	1	-	1	0	1
3VADSW_ON	1	-	1	-	1	-	1	0	1
3VSUS_ON	1	-	1	-	1	-	1	0	1
5VSUS_ON	1	-	1	-	1	-	1	0	1
1.35V_ON	1	-	1	-	0	-	0	0	0
SUSC_EC#	1	-	1	-	0	-	0	0	0
SUSB_EC#	1	-	0	-	0	-	0	0	0


Battery Mode (IMVP8)									
	S0	C5	S3	D53	S4	S5	S5 with USB Charger+		
PS_ON	1	-	1	-	1	0	0	0	1
3VADSW_ON	1	-	1	-	1	0	0	0	1
3VSUS_ON	1	-	1	-	0	0	0	0	0
5VSUS_ON	1	-	1	-	1	0	0	0	1
1.35V_ON	1	-	1	-	1	0	0	0	0
SUSC_EC#	1	-	1	-	0	0	0	0	0
SUSB_EC#	1	-	1	-	0	0	0	0	0




## Channel A




## Channel B




## Channel C



## Channel D



## VSIAM FNR\_FSVDOQ




For print sequence measurement




Title			
<Title>			
Size	Document Number		Rev
A	GA503QS		<RevCode>
Date:	Tuesday, October 13, 2020	Sheet	95 of 104

# +12VS\_FAN [For FAN]



<Variant Name>

		Project Name	Rev
		GA503QS	R1.0
Title : PW_+12VS_FAN			
Size A4	Dept.: NB Power team	Engineer: Power RD	
Date: Tuesday, October 13, 2020	Sheet	96	of 103



# PEX\_VDD [For GPU]

AC\_BAT\_SYS

PJP9702  
1MM\_SHORT\_PIN

1 2

PC19703  
10UF/25V  
nbs\_c0805\_h57\_000s  
X6S\_MLCC+/-10%

PC19704  
10UF/25V  
nbs\_c0805\_h57\_000s  
X6S\_MLCC+/-10%

P\_PEX\_VDD\_VIN\_S

P\_PEX\_VDD\_5V\_10

P\_PEX\_VDD\_OC\_10

P\_PEX\_VDD\_SLEW\_10

P\_PEX\_VDD\_VSENS\_5

PC9711  
3300PF/50V  
X7R\_MLCC+/-10%

+5VSUS

PR9709  
4.7OHM  
nbs\_r0603\_h22\_000s

PC9706  
4.7UF/6.3V  
X5R\_MLCC+/-20%

+5VSUS

PR9703  
0Ohm

PR9704  
0Ohm

PC9708  
0.22UF/25V  
nbs\_c0803\_h37\_000s  
X7R\_MLCC+/-10%

PR9705  
39KOhm  
1%

PR9706  
36KOhm  
1%

PC9712  
0.1UF/25V  
X7R\_MLCC+/-10%

PT9701  
TPC20T

PEX\_VDD\_EN\_10

PEX\_VDD\_LX\_30

PEX\_VDD\_BST\_20

PEX\_VDD\_PG\_10

PEX\_VDD\_PWRGD

PEX\_VDD\_LOSENS\_5

PEX\_VDD\_VREF\_10

PEX\_VDD\_VREF\_10

PEX\_VDD\_VREF\_10

PEX\_VDD\_VREF\_10

PEX\_VDD\_VREF\_10

PEX\_VDD\_VREF\_10

PEX\_VDD\_VREF\_10

PEX\_VDD\_VREF\_10

PEX\_VDD\_VREF\_10

PEX\_VDD\_VREF\_10

PEX\_VDD\_VREF\_10

PEX\_VDD\_VREF\_10

PEX\_VDD\_VREF\_10

PEX\_VDD\_VREF\_10

PEX\_VDD\_VREF\_10

PEX\_VDD\_VREF\_10

GND

PU9702  
HPA02240RVER

11 12 13 14 15

FGND1 FGND2 FGND3 FGND4 FGND5

SW4 SW3 SW2 SW1

BST NC

MODE LP#

PGOOD

REFINZ

REFIN

REFIN

REFIN

REFIN

REFIN

REFIN

REFIN

REFIN

REFIN

REFIN

REFIN

REFIN

REFIN

REFIN

REFIN

REFIN

REFIN

REFIN

REFIN

REFIN

REFIN

REFIN

REFIN

REFIN

REFIN

REFIN

REFIN

REFIN

REFIN

REFIN

REFIN

REFIN

REFIN

REFIN

REFIN

REFIN

PL9702  
1UH

1 2

5x5x3mm

PS9702  
SHORT\_PIN

70

PEX\_VDD\_LOSENS\_5

PR9710  
100ohm

PR9711  
0Ohm

PS\_PEXVDD\_FB\_R

70

Imax= 3.81A

OCP=8A

+PEX\_VDD

PC9715  
22UF/6.3V  
nbs\_c0603\_h39\_000s  
X5R\_MLCC+/-20%

N/A

PCE9701  
330UF/2.5V  
nbs\_c3528\_h83\_sh21141\_002s

330UF/2.5V

330UF/2.5V

330UF/2.5V

330UF/2.5V

330UF/2.5V

330UF/2.5V

330UF/2.5V

330UF/2.5V

330UF/2.5V

330UF/2.5V

330UF/2.5V

330UF/2.5V

330UF/2.5V

330UF/2.5V

330UF/2.5V

330UF/2.5V

330UF/2.5V

330UF/2.5V

330UF/2.5V

330UF/2.5V

330UF/2.5V

330UF/2.5V

330UF/2.5V

330UF/2.5V

330UF/2.5V

330UF/2.5V

330UF/2.5V

330UF/2.5V

330UF/2.5V

330UF/2.5V

330UF/2.5V

330UF/2.5V

330UF/2.5V

330UF/2.5V

330UF/2.5V

330UF/2.5V

330UF/2.5V

330UF/2.5V

330UF/2.5V

PT840\* 請放置 PU8401旁;並請放置Trace 上!

P\_PEX\_VDD\_LX\_30

PT9701

TPC20T

TPC20T

TPC20T

TPC20T

TPC20T

TPC20T

TPC20T

ASUS		Project Name	Rev
Title : *****		Project Name	R1.0
Size	Dept.:	ASUSTek COMPUTER INC.	Engineer: Power RD
Date: Tuesday, October 13, 2020	Sheet	97	of 103



ASUS		Project Name		Rev
		GA503QS		R1.0
Title : PW_IPC				
Size	Dept.: Power Team		Engineer: CS Lin	
Custom:				
Date: Tuesday, October 13, 2020	Sheet	88	of	124

```

(CPU)
P: PCH
S: PLT
Power
Signal

(+RTCBAT1)+3VA_RTC
(AC_BAT_SYS)+3VA/+5VA
(+3VA_RTC) RTCRST# (PCH)
(Power) AC_IN_OC# (EC)
(EC) PS_ON (+3VA_EC)
(PS_ON)+3VA_EC (EC)
(3VADSW_ON)+3VA_DSW (3VA_DSW_PWRGD)
(EC) DPWROK_EC (PCH)
(+3VA_DSW) PM_BATLOW# (PCH)
(PCH) PM_SLP_SUS# (EC)
(VSUS_ON)+1.0VSUS_VCCPRIM (1.0VSUS_PWRGD)
(EC) PM_RSMRST#_PCH (PCH)
(PCH) SUSWARN# (EC)
(EC) ME_AC_PRESENT_PCH (PCH)
(EC) PCH_SUSACK# (PCH)
(PWR_Switch) PWR_SW# (EC)
(EC) PM_PWRBTN# (PCH)
(EC) SUSC_EC# (Power)
(SUSC_EC#)+12V/+5V/+3V
(EC) SUSB_EC# (Power)
(SUSB_EC#)+12VS/+5VS/+3VS
(SUSB_EC#)+1.0V_VCCST, VCCPLL
(SUSB_EC#)+VCCIO, (+12VS)+VCCSTG
(1.2V_ON)+2.5V (2.5V_PWRGD)
(1.2V_ON)+VDDQ_CPU (1.2V_PWRGD)
(+12VS)+VCCPLL_OC
(SUSB_EC#)+VCCIO (VCCIO_PWRGD)
(ALL_SYSTEM_PWRGD)+VCCSA (IMVP8_PWRGD)
(DDR_VTT_CTRL)+0.6V
(CPU) DDR_VTT_CTRL (Power)
(Power) 1.2V_PWRGD (AND)
(Power) IMVP8_PWRGD
(AND) ALL_SYSTEM_PWRGD (CPU/PCH/EC/Power)
(ALL_SYSTEM_PWRGD) VCCST_PWRGD_CPU (CPU)
(EC) PM_PWROK_PCH (PCH)
(PCH) CLK_PCH_BCLK (CPU)
(PCH) H_CPUUPWRGD (CPU)
(CPU) P_SVID_DATA_X2 (Power)
(EC) PM_SYSPWROK_PCH (PCH)
(PCH) PLT_RST# (CPU/EC/Device)
(P_IMVP8_DRVON)+VCCCORE (IMVP8_PWRGD)
(CPU) H_THERMTRIP# (PCH)
(PCH) DDR4_DRAMRST# (Memory)
+VCCDC


```

**CFL H Power Sequence (AC mode)**




The diagram illustrates the power sequence for CFL H in AC mode. Key signals and their timing requirements are as follows:

- P01**: >9ms
- P05**: >1us
- P02**: >10ms
- P04**: >9ms
- P43**: >95ms
- P07**: >0ms
- P06**: >200us
- P03**: >10ms
- S01**: >200ms
- S02**: <0ms
- Ignore SUSACK# until after SUSWARN# is valid**
- P2**: =50ms
- C11**: >1ms
- VCCST can remain power in S4 & S5 for debug**
- C12**: >1ms
- C04**: >100ns
- VPP should be before VDDQ**
- C01**: >1ms
- C03**: <25ms
- VCCI0, VCCSA should after VCCST and VDDQ**
- C10**: >1ms
- C09**: >1ms
- C18**: <35us
- C19**: <100ns
- C09**: >1ms
- C12**: >1ms
- S04**: >1ms
- C16**: >0ms
- P08**: >1ms
- P41**: >1ms
- C08**: >1ms
- S05: FLT Dependent**







Discharge Discharge




1V8\_AON







+NVVDD [For DGPU]






```
< SW Auto-Phase setting > TBD...SR4
PWM2 : APL_Hys = 16A
PWM3 : VAPL1 = 17A ( 1 Phase )
PWM4 : VAPL2 = 34A ( 2 Phase )
PWM5 : VAPL3 = 68A ( 4 Phase )
PWM6 : VAPL4 = 102A ( 6 Phase )
```



```
< HW Strap Function setting >.....SR3
PWM2 : APL_Hys = 13.1A
PWM3 : VAPL1 = 16.4A ( 1 Phase )
PWM4 : VAPL2 = 32.8A ( 2 Phase )
PWM5 : VAPL3 = 65.7A ( 4 Phase )
```



# Charger ISL9238 (NVCC)


	65W	100W
PL9301	INDUCTOR 1.0uH/11A 20% 09016-00012800	INDUCTOR 1.0uH/15A 20% 09016-00012800
PCE9302	@	N/A





# DC-IN Mode

C:CPU (+RTCBAT)+3VA\_RTC  
 P:PCH (AC\_BAT\_SYS)+3VA/+5VA  
 S:PLT (+3VA\_RTC)RTCST#(PCH)  
 Power (Power)AC\_IN\_OC#(EC)  
 Signal (EC)PS\_ON(+3VA\_EC)  
 (PS\_ON)+3VA\_EC(EC)  
 (3VADSW\_ON)+3VA\_DSW(3VA\_DSW\_PWRGD)  
 (EC)DPWROK\_EC(PCH)  
 (+3VA\_DSW)PM\_BATLOW#(PCH)  
 (PCH)PM\_SLP\_SUS#(EC)  
 (VSUS\_ON)+1.0VSUS\_VCCPRIM(1.0VSUS\_PWRGD)  
 (EC)PM\_RSMRST#\_PCH(PCH)  
 (PCH)SUSWARN#(EC)  
 (EC)ME\_AC\_PRESENT\_PCH(PCH)  
 (EC)PCH\_SUSACK#(PCH)  
 (PWR\_Switch)PWR\_SW#(EC)  
 (EC)PM\_PWRBTN#(PCH)  
 (EC)SUSC\_EC#(Power)  
 (SUSC\_EC#)+12V/+5V/+3V  
 (EC)SUSB\_EC#(Power)  
 (SUSB\_EC#)+12VS/+5VS/+3VS  
 (VSUS\_ON)+1.0V\_VCCST,VCCPLL(VCCST\_PWRGD)  
 (+VCCIO)+VCCSTG  
 (1.2V\_ON)+2.5V(2.5V\_PWRGD)  
 (1.2V\_ON)+VDDQ\_CPU(1.2V\_PWRGD)  
 (+12VS)+VCCPLL\_OC  
 (SUSB\_EC#)+VCCIO(VCCIO\_PWRGD)  
 (ALL\_SYSTEM\_PWRGD)+VCCSA(IMVP8\_PWRGD)  
 (DDR\_VTT\_CTRL)+0.6V  
 (CPU)DDR\_VTT\_CTRL(Power)  
 (Power)1.2V\_PWRGD(AND)  
 (Power)IMVP8\_PWRGD  
 (AND)ALL\_SYSTEM\_PWRGD(CPU/PCH/EC/Power)  
 (ALL\_SYSTEM\_PWRGD)VCCST\_PWRGD\_CPU(CPU)  
 (EC)PM\_PWROK\_PCH(PCH)  
 (PCH)CLK\_PCH\_BCLK(CPU)  
 (PCH)H\_CPU\_PWRGD(CPU)  
 (ALL\_SYSTEM\_PWRGD)P\_IMVP8\_EN\_10(Power)  
 (CPU)P\_SVID\_DATA\_X2(Power)  
 (EC)PM\_SYSPWROK\_PCH(PCH)  
 (PCH)PLT\_RST#(CPU/EC/Device)  
 (P\_IMVP8\_DRVON)+VCCCORE(IMVP8\_PWRGD)  
 (CPU)H\_THERMTRIP#(PCH)  
 (PCH)DDR4\_DRAMRST#(Memory)  
 +VCCGT



## CFL H Power Sequence (DC mode)

9. Card Reader: AU6435--02G630002400 (Page42)

10. USB Charger IC: (Page52) Silego SLG55584AVTR -- 06016-00040000  
MAXIM MAX14566AEETA+ -- 06G016196011

11. USB3.0 Repeater IC: (Page67)  
Parade : PS8710B -- 06053-00200000  
Maxim : MAX14972CTG+ -- 06053-00030000

13. Audio Codec : 02043-00130000 (663-VA4)